



NE570  
COMPANDER

R Gate

Diagram




Block & Schematic Diagram





NJM4558DV  
Dual Operational Amplifier

Logic Diagram





iG03290  
BBD driver





1	2	3	4	5	6	7	8	9
Rf	-IN	OP	Cf	VEE	Cp	φ1	φ2	GND

MN3009  
256 stage BBD





TA7220P  
LOW POWER AMP.  
P SIP 10 PIN (with Tab)




3pin: INPUT  
8pin: OUTPUT

μPC14305H  
μPC14315H  
P 3 PIN




Pin No.	1	3	2
Pin Name	IN	GND	OUT
μPC14305H	10V		5V
μPC14315H	23V		15V

## DM Circuit Board &amp; Wining



Component Side (部品側)


DM Circuit Diagram




(C3-2,4,6,8,10)  
g/Filter II and Presets










(C5-2,4,6,8,10)  
g/Filter II and Presets

to Key Code  
OUTPUT



## EFT Circuit Diagram




Item	Setting	Test Point	Adjustment	Adj. Point	Rem.
FLANGER OSC		IC5 pin 7	 $f = 0.5 \pm 0.3\text{Hz}$		Check
		IC1 pin 7 pin 8	 $f = 120\text{kHz} \sim 25\text{kHz}$ Make sure that FM mod. is applied in above freq. range.		Check
FLANGER WAVEFORM	FILTER I – 1 only on. Press $C_5$ key.	IC3 pin 10	 Adj. for perfect symmetry.	VR7	Adj.
TREMOLO OSC	TREMOLO SPEED –MAX	IC10 pin 7	 $f = 15 \pm 0.5\text{Hz}$	VR1	Adj.
Speed	TREMOLO SPEED –MIN	IC10 pin 7	 $f = 0.5 \pm 0.4\text{Hz}$		Check
Depth	TREMOLO DEPTH –MAX	IC11 pin 1 IC11 pin 1	 Adjust for sine-wave.	VR2	Adj.
	TREMOLO SW –ON				
MODULATION BALANCE					
OUT 1		IC9 pin 1		VR3	Adj.
OUT 2		IC9 pin 7	  Adjust for 95% mod. Check that IC9 pin 1 is 180 degrees out of phase.	VR4	Adj.
UNBALANCED output circuit	FILTER I – 1 –ON	EQ (C3-6)	Adjust so 0.8 times the EQ terminal input signal appears at UB1, UB2.		
OUT 1		UB1 (C2-2)	power ON power OFF	VR5	Adj.
OUT 2	$C_5$ Key –ON	UB2 (C2-4)		VR6	Adj.
MUTING	Power	Tr6 Emitter			Check

PN1, 4 Circuit Diagram

DECAY SW. Data

POSITION	1	2	3	4	5	6	7	8
1E2 (C2-4)	H	H	H	H	L	L	L	L
2E2 (C2-7)	H	H	H	H	L	L	L	L
1E1 (C2-3)	H	H	L	L	H	H	L	L
2E1 (C2-6)	H	H	L	L	H	H	L	L
1E0 (C2-2)	H	L	H	L	H	L	H	L
2E0 (C2-5)	H	L	H	L	H	L	H	L

"H" = 0V  
"L" = -15V



• Connector

Pin No.	Pin Name	Wire Color	Destination
1	P1	SB	DM-P1 (C4-2)
2	Vss*	WH	DM-Vss* (C4-3)
3	Vdd*	OR	DM-Vdd* (C4-5)
4	P2	PK	DM-P2 (C4-4)
5	-	-	-
6	Vdd*	PK	PN3-Vdd* (C7-1)
7	Vss	GY	PN3-Vss (C7-3)



Pin No.	Pin Name	Wire Color	Destination
1	-	-	-
2	1E0	BR	DM-1E0 (C10-2)
3	1E1	RE	DM-1E1 (C10-3)
4	1E2	OR	DM-1E2 (C10-4)
5	2E0	YE	DM-2E0 (C9-5)
6	2E1	GR	DM-2E1 (C9-6)
7	2E2	BE	DM-2E2 (C9-7)

Pin No.	Pin Name	Wire Color	Destination
1	TS1	BE	EFT-TS1 (C5-3)
2	TS2	GR	EFT-TS2 (C5-2)
3	VM	WH	EFT-VM (C5-6)
4	TD2	GY	EFT-TD2 (C5-5)
5	TD1	VI	EFT-TD1 (C5-7)


Pin No.	Pin Name	Wire Color	Destination
1	TR	OR	EFT-TR (C5-1)
2	FG	RE	EFT-FG (C3-3)
3	MS	BR	PN3-MS (C9-1)
4	PR4	PK	PN3-PR4 (C9-3)
5	PR3	SB	PN3-PR3 (C9-5)
6	PR2	GG	PN3-PR2 (C9-7)
7	PR1	WH	PN3-PR1 (C9-9)

Pin No.	Pin Name	Wire Color	Destination
1	-	-	-
2	2WS0	WH	DM-2WS0 (C9-1)
3	1WS1	GY	DM-1WS1 (C10-4)
4	1WS0	VI	DM-1WS0 (C10-5)
5	2WS1	GG	DM-2WS1 (C9-2)


## PN4 Circuit Diagram



MK1, 2, 3 Circuit Board & Wining, Circuit Diagram




MK 1 Circuit Diagram






AC Circuit Board & Wining, Circuit Diagram


LC 28910°  
150V




LC 28910°  
150V



LC 28910°  
150V




# DC Circuit Board & Wining, Circuit Diagram



Component Side (部品側)

KEP-NA10697-14 △



C

Pin No.	Function
1	Vss
2	Vss
3	Vss
4	Vss
5	Vss
6	Vss
7	Vss
8	Vss

Pin No.	Function
1	Vt
2	Vt
3	VDD
4	VDD
5	VDD
6	VDD
7	VDD